

AMENDMENTS***IN THE CLAIMS:***

Please amend the pending claims as indicated below:

1 1. (Original) A heterojunction bipolar transistor (HBT), comprising:
 2 a collector formed over a substrate;
 3 a base formed over the collector;
 4 an emitter formed over the base; and
 5 a tunneling suppression layer between the collector and the base, the tunneling
 6 suppression layer fabricated from a material that is different from a material of the
 7 base and that has an electron affinity equal to or greater than an electron affinity of the
 8 material of the base.

1 2. (Original) The HBT of claim 1, in which the collector comprises
 2 indium phosphide, the base comprises gallium arsenide antimonide, the emitter
 3 comprises two or more of indium, phosphorous, aluminum, gallium, nitrogen and
 4 arsenic, and the tunneling suppression layer is a material comprising two or more of
 5 aluminum, gallium, indium, nitrogen, phosphorous, arsenic and antimony.

1 3. (Original) The HBT of claim 2, in which the tunneling suppression
 2 layer comprises aluminum gallium indium arsenide.

1 4. (Original) The HBT of claim 3, in which the tunneling suppression
 2 layer comprises $\text{Al}_{0.33}\text{Ga}_{0.15}\text{In}_{0.52}\text{As}$.

1 5. (Original) The HBT of claim 3, in which the tunneling suppression
 2 layer consists essentially of $\text{Al}_{1-x-y}\text{Ga}_x\text{In}_y\text{As}$, where $0.09 \leq x \leq 0.25$, and $y=0.52$.

1 6. (Original) The HBT of claim 3, in which the tunneling suppression
 2 layer is structured to provide a graded electron affinity, χ .

1 7. (Original) The HBT of claim 6, in which the tunneling suppression
 2 layer consists essentially of $\text{Al}_{1-x-y}\text{Ga}_x\text{In}_y\text{As}$, where $0.09 \leq x \leq 0.25$, and $y=0.52$ and has a

3 greater gallium mole-fraction near the collector than near the base.

1 8. (Original) The HBT of claim 2, in which the tunneling suppression
2 layer comprises aluminum indium arsenide phosphide.

9. (Original) The HBT of claim 8, in which the tunneling suppression layer comprises indium phosphide and aluminum indium arsenide having between 40% and 100% indium phosphide.

1 10. (Original) The HBT of claim 9, in which the tunneling suppression
2 layer comprises indium phosphide and aluminum indium arsenide having 58% indium
3 phosphide and 42% aluminum indium arsenide near the base and 75% indium
4 phosphide and 25% aluminum indium arsenide near the collector.

1 11. (Original) The HBT of claim 2, in which the tunneling suppression
2 layer is formed of a digital alloy composite comprising aluminum gallium indium
3 arsenide.

1 12. (Currently Amended) The HBT of claim 11, in which the digital alloy
2 composite comprises $\text{Al}_{0.33}\text{Ga}_{0.15}\text{In}_{0.52}\text{As}$, using alternating layers of $\text{Al}_{0.48}\text{In}_{0.52}\text{As}$
3 and $\text{Ga}_{0.47}\text{In}_{0.53}\text{As}$.

1 13. (Original) A method of making a heterojunction bipolar transistor, the
2 method comprising:

3 providing a substrate;
4 forming a subcollector over the substrate;
5 forming a collector over the subcollector;
6 forming a tunneling suppression layer over the collector;
7 forming a base over the tunneling suppression layer; and
8 forming an emitter over the base,

9 wherein the tunneling suppression layer is formed using a material that is
10 different from a material of the base and that has an electron affinity equal to or
11 greater than an electron affinity of the material of the base.

1 14. (Original) The method of claim 13, further comprising forming the
2 collector using indium phosphide, forming the base using gallium arsenide
3 antimonide, forming the emitter using a material comprising two or more of indium,
4 phosphorous, aluminum, gallium, nitrogen and arsenic, and forming the tunneling
5 suppression layer using a material comprising two or more of aluminum, gallium,
6 indium, nitrogen, phosphorous, arsenic and antimony.

1 15. (Original) The method of claim 14, further comprising forming the
2 tunneling suppression layer using aluminum gallium indium arsenide.

1 16. (Original) The method of claim 15, in which the tunneling suppression
2 layer comprises $\text{Al}_{0.33}\text{Ga}_{0.15}\text{In}_{0.52}\text{As}$.

1 17. (Original) The method of claim 15, in which the tunneling suppression
2 layer consists essentially of $\text{Al}_{1-x-y}\text{Ga}_x\text{In}_y\text{As}$, where $0.09 \leq x \leq 0.25$, and $y=0.52$.

1 18. (Original) The method of claim 15, in which forming the tunneling
2 suppression layer comprises forming the tunneling suppression layer with a graded
3 electron affinity, χ .

1 19. (Original) The method of claim 18, further comprising forming the
2 tunneling suppression layer essentially of $\text{Al}_{1-x-y}\text{Ga}_x\text{In}_y\text{As}$, where $0.09 \leq x \leq 0.25$, and
3 $y=0.52$ and having greater a gallium mole-fraction near the collector than near the
4 base.

1 20. (Original) The method of claim 14, further comprising forming the
2 tunneling suppression layer using aluminum indium arsenide phosphide.

1 21. (Original) The method of claim 20, further comprising forming the
2 tunneling suppression layer using indium phosphide and aluminum indium arsenide
3 having 40% to 100% indium phosphide.

1 22. (Original) The method of claim 21, in which the tunneling suppression
2 layer comprises indium phosphide and aluminum indium arsenide having 58% indium
3 phosphide and 42% aluminum indium arsenide near the base and 75% indium
4 phosphide and 25% aluminum indium arsenide near the collector.

1 23. (Original) The method of claim 14, further comprising forming the
2 tunneling suppression layer using a digital alloy composite comprising aluminum
3 gallium indium arsenide.

1 24. (Original) The method of claim 23, further comprising forming the
2 digital alloy composite using alternating layers of $\text{Al}_{0.48}\text{In}_{0.52}\text{As}$ and $\text{Ga}_{0.47}\text{In}_{0.53}$.

1 25. (Original) A tunneling suppression layer, comprising two or more of
2 aluminum, gallium, indium, nitrogen, phosphorous, arsenic and antimony.

1 26. (Original) The tunneling suppression layer of claim 25, comprising
2 $\text{Al}_{0.33}\text{Ga}_{0.15}\text{In}_{0.52}\text{As}$.